Setting up a VHDL Verification Environment with VUnit
In this post we will set up a minimal verification environment with VUnit. Our testbench will include verification components for driving an monitoring an AXI-Stream bus.
In this post we will set up a minimal verification environment with VUnit. Our testbench will include verification components for driving an monitoring an AXI-Stream bus.