How to set up an FPGA Development Environment
In this post I describe the nine key elements needed for setting up a professional FPGA development environment, including specific choices for each category.
Posts
Setting up a VHDL Verification Environment with VUnit
In this post we will set up a minimal verification environment with VUnit. Our testbench will include verification components for driving an monitoring an AXI-Stream bus.